ABSTRACT
INTRODUCTION
Digital filters plays a vital role in DSP systems. Now-a-days, complex circuits are rapidly increasing in many applications in which their reliability is critical.To meet the intrinsic reliability challenges like manufacturing variations and soft errors,fault tolerance is introduced. If redundancy is added at the logic level the faults occurred in the circuit can be reduced and its system functionality will not be affected by those errors. The common technique i.e. ,Triple Modular Redundancy (TMR) is used to add redundancy.TMR triples the input block and to correct errors it adds voting logic.The disadvantage of TMR is the area and power of the circuit is increased and it doesnot acceptable to some applications.
The block diagram for TMR is shown in figure 1 , Fig 1 RPR is used to reduce the circuit design cost number system and arithmetic codes are proposed. hamming protection is presented.when the parallel FIR filters are larger in number,then it e efficient implementations.By using advanced ECC's can correct failures in multiple modules and powerful protection is also provided.
2.PARALLEL FILTERS WITH
The parallel FIR filter implementations are used for high performance mostly used because they have good stability and response. The general FIR filter equation is summerized as, Consider input data and parallel filters with shown in figure 2. the circuit design cost.The FIR filters protection is done by using residue number system and arithmetic codes are proposed.The Error Correction Codes(ECC's) with hamming protection is presented.when the parallel FIR filters are larger in number,then it e efficient implementations.By using advanced ECC's can correct failures in multiple modules and powerful protection is also provided.
WITH SAME RESPONSE
The parallel FIR filter implementations are used for high performance applications.FIR filters are mostly used because they have good stability and they are easily designed to match a given is summerized as, …….. (1) parallel filters with same response .The diagram for parallel filters are is done by using residue The Error Correction Codes(ECC's) with hamming protection is presented.when the parallel FIR filters are larger in number,then it enables efficient implementations.By using advanced ECC's can correct failures in multiple modules and FIR filters are easily designed to match a given …….. (1) .The diagram for parallel filters are Hamming codes are used to protect FIR filter to achieve an optimal design and to reduce resource consumption.Hamming codes are also determined as, Where, X : Number of data bits, P : Number of parity bits.
3.PROPOSED METHOD
By using ECC scheme,the parallel FIR filter with hamming code is with 4 data bits and 3 parity check bits to produce 7 code of K=4 and n=7.By using data bits d1,d2,d3,d4 the parity check bits p1,p2,p3,p4 are computed as a function of, p1=d1 xor d2 xor d3
If there are any errors in one of the bit are calculated again and by using generating G matrix and parity check H matr From above example, The error in d1 causes errors on p1,p2,p3 check bits and the error in d2 causes errors on p1 and p2 and an error in d3 causes on p1 and p3 and finally error in d4 causes on p2 and p3. Hamming codes are used to protect FIR filter to achieve an optimal design and to reduce resource consumption.Hamming codes are also called as block codes and the Hamming Rule is ……… (2) Where, X : Number of data bits, P : Number of parity bits.
By using ECC scheme,the parallel FIR filter with hamming code is designed.Consider an ECC s and 3 parity check bits to produce 7 bits.For example,take a simple Hamming using data bits d1,d2,d3,d4 the parity check bits p1,p2,p3,p4 are p1=d1 xor d2 xor d3 p2=d1 xor d2 xor d4 p3=d1 xor d3 xor d4
If there are any errors in one of the bits,the total bits are stored and recovered later.The parity and by using stored values the results are compared.The Hamming code with generating G matrix and parity check H matrix are, The error in d1 causes errors on p1,p2,p3 check bits and the error in d2 causes errors on p1 and p2 and an error in d3 causes on p1 and p3 and finally error in d4 causes on p2 and p3.
is shown in Hamming codes are used to protect FIR filter to achieve an optimal design and to reduce called as block codes and the Hamming Rule is onsider an ECC For example,take a simple Hamming using data bits d1,d2,d3,d4 the parity check bits p1,p2,p3,p4 are recovered later.The parity bits the results are compared.The Hamming code with
The error in d1 causes errors on p1,p2,p3 check bits and the error in d2 causes errors on p1 and p2 and an error in d3 causes on p1 and p3 and finally error in d4 causes on p2 and p3. Consider eleven parallel FIR filters with hamming code of total 15 bits including four redundant bits .The reductions for eleven parallel filters are large only when number of filters are larger.By using the traditional ECC's if number of filter increases off between area and delay i.e., if area is increased the delay is reduced in 11 parall filters.Finally the circuit complexity cost is also low.The above results are confirmed by using By using a case study consider 16 coefficients evaluations are implemented for a block of parallel filters with data bits k=4 & k=11 and total bits n=7 & n=15 bits. These techniques are synthesized and simulated by using a Xilinx tool.
The fault injection experiments and effectiveness eleven parallel filters.For input filters and the coefficients the errors are injected randomly and in all these cases the single errors (5) denotes XOR and multiplication operation .To identify the bits in error the for correction.when the error bit is found,it can be corrected by inverting the bit. The check filters Zj is calculted as,
………. (7) Consider an example ,if an error Y1 is detected the error is corrected by,
……… (8) Consider eleven parallel FIR filters with hamming code of total 15 bits including four redundant parallel filters are large only when number of filters are larger.By CC's if number of filter increases,the overheads decreases.There is a trade off between area and delay i.e., if area is increased the delay is reduced in 11 parall complexity is less when compared with 4 parallel filters and the circuit results are confirmed by using a case study.
By using a case study consider 16 coefficients with input bits and filter coefficients evaluations are implemented for a block of parallel filters with data bits k=4 & k=11 and total bits n=7 & n=15 bits. These techniques are synthesized and simulated by using a Xilinx tool.
The fault injection experiments and effectiveness in terms of error correction is done by using eleven parallel filters.For input filters and the coefficients the errors are injected randomly and in hese cases the single errors can be injected & it can be detected and corrected.So, by using ……. (6) ………. (7) ……… (8) Consider eleven parallel FIR filters with hamming code of total 15 bits including four redundant parallel filters are large only when number of filters are larger.By There is a trade off between area and delay i.e., if area is increased the delay is reduced in 11 parallel and the circuit ficients . Two evaluations are implemented for a block of parallel filters with data bits k=4 & k=11 and total bits n=7 & n=15 bits. These techniques are synthesized and simulated by using a Xilinx tool.
in terms of error correction is done by using eleven parallel filters.For input filters and the coefficients the errors are injected randomly and in detected and corrected.So, by using case study the effectiveness is confirmed to correct the single errors and system cost is determined.
SYNTHESIS & SIMULATION RESULTS
The RTL Synthesis and Simulation results for proposed system are given below. udy the effectiveness is confirmed to correct the single errors and system cost is
The RTL Synthesis and Simulation results for proposed system are given below. 
CONCLUSION
By using the proposed scheme the protection of parallel FIR filter can be done in DSP systems. The error detection and correction is done by applying ECC's to parallel filter outputs.The effectiveness i.e., circuit overheads and single fault correction is discussed by using case study.The performance is improved in terms of delay is reduced.
The future scope is the scheme is also done for IIR filters instead of FIR filters. Another extension is instead of using hamming codes another error correction codes can be used.
